

REMARKS

Claims 1-95 are pending in the application. Claims 1-42, 45, 49, 51, 51 and 55-91 are withdrawn from consideration.

Claims 46-48, 53, 54 and 94 are allowed. Claims 43-44, 50, 92, 93, and 95 are rejected. Claims 43 and 44 would be allowable if rewritten in independent form.

Claim 43 has been amended to independent form including all the limitations of the base claim and any intervening claims. Claim 44 depended from 43. It is respectfully requested claims 43 and 44 be passed to allowance.

Claims 92 and 93 have been rejected under 35 U.S.C. §102(e) as being anticipated by Thor.

Applicant's claim 92 includes a control processor generating control information to control operations of this switch station; the control information is sent from said interface unit to said inter-station device through said switch.

Thor recites in column 5, lines 29-55 reading the data packet from the packet buffer means in response to the control data and transmitting the data packet to the data transmitting means. Applicant's claim 92 recites performing a communication operating according to control data and converting the control data into a data format which can be exchanged wherein the control information is communicated through the switch. Therefore, Thor recites the control data controlling reading of data packets but ~~does not~~ recite the converting the control data into a format that can be exchanged and communicating the control information through the switch. >

It is respectfully submitted that lines 29-59 at column 5 of Thor does not teach or anticipate the configuration associated with claim 92. The configuration described in these lines of Thor is different from that of claim 92 as below.

Thor describes an apparatus equipped with a capability of performing a data conversion and comprising data receiving means, packet buffering means and data transmitting means. This configuration of Thor corresponds to what is shown in Fig. 2 of Thor, in the following manner:

data receiving means:

- receiving section of LID (line interface device) 40
- receiving section of FRYPAM (Frame Relay Packet Management device) 44

packet buffering means:

- frame buffer 46

data transmitting means

- transmitting section of FRYPAM 54
- transmitting section of LID 50

Within this configuration, the receiving section of FRYPAM 44 is equipped with a translation RAM (a lookup table) 48 and performs an address conversion process for a received packet. Lines between column 7, line 67 and column 8, line 14 describes that when a frame carrying control or maintenance information, is received, the information is sent to a control and maintenance processor 60. The control and maintenance processor 60 updates the contents of the translation RAM 48 according to the control or maintenance information.

In contrast, according to claim 92 of the present invention, the control information is generated, for example, by a control processor and sent to an intra-station device. The claim 92 configuration is supported by the specification for example the configuration shown in Fig. 806.

The control information associated with the present invention is different to an instruction for updating from the control and maintenance processor 60 to the translation RAM 48 of Thor

because nowhere does Thor <convert the control data into a data format which can be exchanged and communicated through the switch.>

As Fig. 2 of Thor clearly illustrates, the instruction issued to update the translation RAM content is not transmitted through a switch. It is therefore respectfully submitted that the rejection of claims 92 and 93 should be withdrawn for at least the foregoing reasons.

Claims 95 and 50 are rejected under 35 U.S.C. §103(a) as being unpatentable over Watanabe in view of Nelson et al.

Applicant's claim 95 recites: a routing control unit updating routing information stored in each packet; . . . a test packet is transferred at least through the loopback device and said routing control unit.

Claim 95 is supported by the specification for example the configuration shown in Fig. 816. This feature is neither shown nor suggested by the proposed combination of the prior art.

Further applicant's claims 95 and 50 includes a unique combination of features. This unique combination of elements is not shown and is non-obvious in view of the prior art. These features include:

- √ - a pre-installed program in the exchange station for performing a loopback test.
- √ - the loopback test is performed by execution of the program.
- √ - The input port highway and the output port highway of an exchange station are connected via a loopback device when the loopback test is performed.
- It becomes possible to conduct a test for confirming the proper operation of a VCC (a routing control unit) as an integral part of a loopback test as a test packet used in the loopback test travels through the VCC.


It is therefore respectfully submitted that the rejection of claims 95 and 50 should be withdrawn for at least the foregoing reasons.

Attached hereto is a marked-up version of the changes made to the specification and claims by the current amendment. The attached page is captioned "Versions with markings to show changes made."

In view of the amendments and remarks set forth above, this application is in condition for allowance which action is respectfully requested. However, if for any reason the Examiner should consider this application not to be in condition for allowance, the Examiner is respectfully requested to telephone the undersigned attorney at the number listed below prior to issuing a further Action.

We respectfully request that all fees incurred for the additional independent claim presented in this matter (\$84), and any other fees relating to this application be charged to Deposit Account No. 50-1290.

Respectfully submitted,



Brian S. Myers
Reg. No. 46,947

CUSTOMER NUMBER 026304

Katten Muchin Zavis Rosenman
575 Madison Avenue
New York, NY 10022-2585
(212) 940-8703
Docket No.:
BSM:nw

VERSIONS WITH MARKINGS TO SHOW CHANGES MADE

IN THE CLAIMS:

Please amend the claims as follows:

43.(three times amended) A [The] switch station, which exchanges a packet with a predetermined format, comprising:

a switch exchanging the packet;

a control processor controlling operations of this switch station;

an intra-station device, provided within this switch station, performing a communication operating according to the control information from said control processor; and

an interface unit converting a data format of the control information into a data format which said switch can exchange;

wherein the control information is communicated through said switch,

the control information is communicated according to link access protocol, and

[according to claim 93 wherein]

said interface unit converts the data format of the control information into the data format processed by the switch station, adds to the control information such routing information as can be identified by the switch station and routed by said interface unit at a receiving equipment, and transmits the information to the switch station.

92.(amended) A switch station, which exchanges a packet with a predetermined format, comprising:

a switch exchanging the packet;

a control processor generating control information to control [controlling] operations of this switch station;

an intra-station device, provided within this switch station, performing a communication operating according to the control information from said control processor; and

an interface unit converting a data format of the control information into a data format which said switch can exchange;

wherein the control information is sent from said interface unit to said inter-station device [communicated] through said switch.

95.(amended) A switch station, which exchanges a packet with a predetermined format, comprising:

an output port which connects to an output highway;

an input port which connects to an input highway;

a routing control unit updating routing information stored in each packet;

a memory storing a program for a loopback test; and

a control processor performing the loopback test by executing the program,

wherein

the output highway and input highway are connected to a loopback device during the loopback test, and a test packet is transferred at least through the loopback device and said routing control unit.